

AOT502

Clamped N-Channel MOSFET

General Description

AOT502 uses an optimally designed temperature compensated gate-drain zener clamp. Under overvoltage conditions, the clamp activates and turns on the MOSFET, safely dissipating the energy in the MOSFET.


The built in resistor guarantees proper clamp operation under all circuit conditions, and the MOSFET never goes into avalanche breakdown. Advanced trench technology provides excellent low Rdson, gate charge and body diode characteristics, making this device ideal for motor and inductive load control applications.


Product Summary

 $\begin{array}{ll} V_{DS} & \text{Clamped} \\ I_D \text{ (at V}_{GS}\text{=}10\text{V}) & \text{60A} \\ R_{DS(ON)} \text{ (at V}_{GS}\text{=}10\text{V}) & \text{<} 11.5\text{m}\Omega \end{array}$

100% UIS Tested 100% R_g Tested







Absolute Maximum Ratings T _A =25°C unless otherwise noted							
Parameter		Symbol	Maximum	Units			
Drain-Source Voltage		V _{DS}	Clamped	V			
Gate-Source Voltage		V_{GS}	Clamped	V			
Continuous Drain	T _C =25°C		60				
Current	T _C =100°C	I _D	41	Α			
Pulsed Drain Current ^Ċ		I _{DM}	137				
Continuous Drain Current	T _A =25°C		9	A			
	T _A =70°C	IDSM	7				
Avalanche Current ^C		I _{AS,} I _{AR}	28.5	A			
Avalanche energy L=0.1mH ^C		E _{AS,} E _{AR}	41	mJ			
	T _C =25°C	P _D	79	W			
Power Dissipation B	T _C =100°C	r _D	39	VV			
	T _A =25°C	D	1.9	w			
Power Dissipation A	T _A =70°C	P _{DSM}	1.2	VV			
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C			

Thermal Characteristics									
Parameter		Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	D	13	15.6	°C/W				
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	54	65	°C/W				
Maximum Junction-to-Case Stead		$R_{\theta JC}$	1.6	1.9	°C/W				



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Parameter Conditions		Тур	Max	Units				
STATIC PARAMETERS										
$BV_{DSS(z)}$	Drain-Source Breakdown Voltage	I _D =10mA, V _{GS} =0V	33			V				
BV_CLAMP	Drain-Source Clamping Voltage	I _D =1A, V _{GS} =0V	36		44	V				
$I_{DSS(z)}$	Zero Gate Voltage Drain Current	V_{DS} =16V, V_{GS} =0V			20	μА				
BV_{GSS}	Gate-Source Voltage	V_{DS} =0V, I_{D} =250 μ A	20			V				
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±10V			10	μА				
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu A$	1.6	2.1	2.7	V				
I _{D(ON)}	On state drain current	V _{GS} =10V, V _{DS} =5V	137			Α				
R _{DS(ON)}	Static Drain Source On Registance	V_{GS} =10V, I_D =30A		9.3	11.5					
	Static Drain-Source On-Resistance	T _J =125°C		15.4	18.5	mΩ				
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =30A		55		S				
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.73	1	V				
I _S	Maximum Body-Diode Continuous Current				75	Α				
DYNAMIC	PARAMETERS									
C _{iss}	Input Capacitance		960	1205	1450	pF				
C _{oss}	Output Capacitance	V _{GS} =0V, V _{DS} =15V, f=1MHz	185	266	345	pF				
C _{rss}	Reverse Transfer Capacitance	1	65	109	155	pF				
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	10	20	30.0	Ω				
SWITCHII	NG PARAMETERS									
Q_g	Total Gate Charge		18.5	23.4	28	nC				
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =15V, I_{D} =30A	2.7	3.4	4	nC				
Q_{gd}	Gate Drain Charge	1	4	7	10	nC				
t _{D(on)}	Turn-On DelayTime			13.5		ns				
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =15V, R_{L} =0.5 Ω ,		17.5		ns				
$t_{D(off)}$	Turn-Off DelayTime	R_{GEN} =3 Ω		63		ns				
t _f	Turn-Off Fall Time] [27		ns				
t _{rr}	Body Diode Reverse Recovery Time	I _F =30A, dI/dt=750A/μs	14	17.5	21	ns				
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =30A, dI/dt=750A/μs	53.5	67	80	nC				

A. The value of R_{0JA} is measured with the device mounted on 1in 2 FR-4 board with 2oz. Copper, in a still air environment with T $_A$ =25°C. The Power dissipation P_{DSM} is based on R $_{0JA}$ and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev1: May 2009 www.aosmd.com Page 2 of 7

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T $_{J(MAX)}$ =175°C. Ratings are based on low frequency and duty cycles to keep initial T $_{J}$ =25°C.

D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to case R $_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μ s pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T $_{J(MAX)}$ =175°C. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T $_{\rm A}$ =25°C.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)





Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)





Figure 14: Current De-rating (Note F)



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-toAmbient (Note H)





Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



TYPICAL PROTECTION CHARACTERISTICS



 $\label{eq:VDS} V_{DS} \, \mbox{(Volts)}$ Fig 15: $BV_{CLAMP} \, \mbox{Characteristic}$

This device uses built-in Gate to Source and Gate to Drain zener protection. While the Gate-Source zener protects against excessive $V_{\rm GS}$ conditions, the Gate to Drain protection, clamps the $V_{\rm DS}$ well below the device breakdown, preventing an avalanche condition within the MOSFET as a result of voltage over-shoot at the Drain electrode.

It is designed to breakdown well before the device breakdown. During such an event, current flows through the zener clamp, which is situated internally between the Gate to Drain. This current flows at $\mathsf{BV}_{\mathsf{DSS}(Z)},$ building up the V_{GS} internal to the device. When the current level through the zener reaches approximately 300mA, the V_{GS} is approximately equal to $\mathsf{V}_{\mathsf{GS}(\mathsf{PLATEAU})},$ allowing significant channel conduction and thus clamping the Drain to Source voltage. The V_{GS} needed to turn the device on is controlled with an internally lumped gate resistor R approximately equal to $10\Omega.$


$$V_{GS(PLATEAU)}$$
= 10 Ω x 300mA =3V


It can also be said that the VDS during clamping is equal to:

$$BV_{DSS} = BV_{CLAMP} + V_{GS(PLATEAU)}$$

Additional power loss associated with the protection circuitry can be considered negligible when compare to the conduction losses of the MOSFET itself;

EX:







Time in Avalanche (Seconds)
Fig 16: Unclamped Inductive Switching

Fig16: The built-in Gate to Drain clamp prevents the device from going into Avalanche by setting the clamp voltage well below the actual breakdown of the device. When the Drain to Gate voltage approaches the BV clamp, the internal Gate to Source voltage is charged up and channel conduction occurs, sinking the current safely through the device. The BV_{CLAMP} is virtually temperature independent, providing even greater protection during normal operation.





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

